

# Electric-Field Induced F<sup>-</sup> Migration in Self-Aligned InGaAs MOSFETs and Mitigation

X. Cai, J. Lin, D. A. Antoniadis and J. A. del Alamo

*Microsystems Technology Laboratories, MIT*

December 5, 2016

Sponsors: DTRA and Lam Research Corp.

Acknowledgement: MTL and SEBL




# Outline


- **Background: F in III-V's**
- **F-Induced Instability in InGaAs MOSFETs**
- **Independent confirmation of F role**
- **Mitigation**
- **Conclusions**

# F-Induced Donor Passivation

- F known to migrate to Si:InAlAs, and passivate Si donors




Y. Yamamoto et al,  
J. Electron. Mat. 1996



N. Hayafuji et al,  
Mat. Res. Soc. Symp. Proc. 1996

## F-Si complex observed



N. Hayafuji et al,  
Mat. Res. Soc.  
Symp. Proc. 1996

## Electron concentration ↓





Figure 7. Gaussian curve fitting results for FTIR spectrum for Si-doped  $\text{Al}_{0.48}\text{In}_{0.52}\text{As}$  layer after annealing.

# Selective F passivation


- F only affects n-InAlAs, but not InP or InGaAs

N. Hayafuji et al,

Mat. Res. Soc. Symp. Proc. 1996




	Al	In	As
ionic radius (nm)	0.049	0.081	0.211




- InAlAs has strong tendency of ionization
- AlAs:InAs=1:1 gives the most localization of F due to ionic radius difference between Al and In

# F-Induced Instability

- F-donor complex weakly bound



N. Hayafuji et al,  
APL 1995





N. Hayafuji et al,  
APL 1996

- Under high temperature or electric field, F<sup>-</sup> bound to Si in InAlAs can easily dissociate and migrate

# Outline

- Background of F in III-V's
- **F-Induced Instability in InGaAs MOSFETs**
- Independent confirmation of F role
- Mitigation
- Conclusions

# Self-aligned InGaAs MOSFETs





J. Lin et al, IEDM 2013

- Gate dielectric: 2.5 nm  $\text{HfO}_2$
- Intrinsic channel:  $\text{In}_{0.7}\text{Ga}_{0.3}\text{As}/\text{InAs}/\text{In}_{0.7}\text{Ga}_{0.3}\text{As}$  (1/2/5 nm)
- Composite  $n^+$  cap:  $n\text{-InGaAs}/n\text{-InP}/n\text{-InAlAs}/i\text{-InP}$
- Access region length: 85 nm

# F in self-aligned InGaAs MOSFETs

- Si:InAlAs used in cap and access regions
- Process involves F-based RIE + thermal annealing





- F expected to concentrate under gate and in access regions J. Lin et al, IEDM 2013
- Consequences:
  - $n_{s\downarrow}$ ,  $R_{on}\uparrow$ ,  $g_m\downarrow$  in virgin device
  - Reduced current drive
  - Device instability due to F migration



# Forward Gate Stress



- Stress:  $V_{gt} = V_{gs} - V_t = 0.8 \text{ V}$ ,  $V_{ds} = 0 \text{ V}$ , 1.5 h, at RT
- Recovery:  $V_{gs} = 0 \text{ V}$ ,  $V_{ds} = 0 \text{ V}$ , 1 h, at RT



- During stress,  $\text{F}^-$  drifts from access regions into gate oxide, reactivating Si dopants in  $n^+$ -InAlAs in access region
  - $n_s \uparrow$ ,  $R_{on} \downarrow$  and  $g_m \uparrow$
- During recovery,  $\text{F}^-$  diffuses back to  $n^+$ -InAlAs and passivates Si donors
  - $n_s \downarrow$ ,  $R_{on} \uparrow$  and  $g_m \downarrow$  revert to virgin state: complete recovery

# Forward Gate Stress


- Comparison with *Positive Bias Temperature Instability* (PBTI) study in other InGaAs MOSFETs:




- This work:  $g_m \uparrow$  vs. PBTI:  $g_m \downarrow$
- This work: fast vs. PBTI: slow

# Forward Gate Stress

- Positive gate voltage stress at different  $V_{gt, stress}$




S. Deora et al, TED 2013



- $\Delta g_{m,max} - \Delta V_{tlin}$  correlation inconsistent with established PBTI
- No universal relation between  $\Delta g_{max}$  and  $\Delta V_{tlin}$

# Forward Gate Stress



- Positive gate voltage stress at different  $V_{gt, stress}$



- Universal relation between  $\Delta g_{m,max}$  and  $\Delta R_{on}$
- Connection between  $g_m$  instability and extrinsic portion of the device

# Off-State Stress



- Stress:  $V_{gt}=0$  V,  $V_{ds}=0.7$  V, 2 h, at RT



- Lateral E-field sweeps F<sup>-</sup> away from source and gate oxide towards drain
  - On source side: Si dopants reactivated,  $g_m \uparrow$  in forward mode
  - On drain side: Si dopants passivated,  $g_m \downarrow$  in reversed mode

# Temperature Dependence

- Forward gate stress:  $V_{gt} = 0.8$  V,  $V_{ds} = 0$  V, 2 h, at various T
- Recovery:  $V_{gs} = 0$  V,  $V_{ds} = 0$  V, 1.5 h, at same stress T



- $E_A = 0.23 \pm 0.05$  eV, consistent with estimated F-Si ionization energy (A. Taguchi et al, Phys. Rev. B 2000)


# Outline

- Background of F in III-V's
- F-Induced Instability in InGaAs MOSFETs
- **Independent confirmation of F role**
- Mitigation
- Conclusions

# Independent Confirmation: SIMS

- 3 samples containing 3 nm-thick buried Si:InAlAs layer

Sample #	Process
<b>A</b>	never exposed to F
<b>B</b>	exposed to Mo sputtering and F-based RIE
<b>C</b>	Process of B + annealing at 350°C & 1 min




- Samples B and C show high surface concentration of F
- Sample C shows additional pile-up in Si:InAlAs layer
- Verifies F migration to Si:InAlAs in our structure



# Independent Confirmation: TLM

- Sample with cap containing 3 nm-thick Si:InAlAs
- TLMs measured before and after annealing at 350°C for 1 min

Sample #	Mo Contact Process
A	lift-off (no exposure to F)
B	sputtered and etched by SF <sub>6</sub> /O <sub>2</sub> RIE (as in MOSFET process)



- **F-free sample: annealing → R<sub>sh</sub> ↓**
- **F-RIE sample: annealing → R<sub>sh</sub> ↑ by 3X**
- Verifies F<sup>-</sup> induced donor passivation in our process


# Outline

- Background of F in III-V's
- F-Induced Instability in InGaAs MOSFETs
- Independent confirmation of F role
- **Mitigation**
- Conclusions


# Mitigation: New MOSFET Structure

- Potential solution: **eliminate Si:InAlAs**
- New device structure: **use n-InP in access region**

Original device structure





New device structure



# Improved Electrical Stability


- Response to forward gate stress ( $V_{gt}=0.8$  V and  $V_{ds}=0$  V )



- New device:  $g_{m,max} \downarrow$  (up to 15%), small  $\Delta V_t > 0$ , classic PBTI behavior

# Improved Electrical Stability



- Response to off-state stress ( $V_{gt}=0$  V and  $V_{ds}=0.7$  V)



- New device: minimal change

# Classical PBTI Behavior


- Positive gate voltage stress at different  $V_{gt, stress}$  at RT




- $\Delta V_{t, lin}$  follows power law with time exponent  $n \sim 0.23-0.44$
- Strong correlation between  $\Delta g_{m, max}$  and  $\Delta V_{t, lin}$  at different  $V_{gt, stress}$
- Typical of PBTI

# Classical PBTI Behavior

- Positive gate voltage stress at different  $V_{gt, stress}$  at RT




N. Agrawal et al, EDL 2015



- Stress voltage exponent  $\gamma \sim 1.3-1.8$ , similar to other studies in InGaAs MOSFETs PBTI

# Weak Temperature Dependence

- Forward gate stress:  $V_{gt} = 0.8$  V,  $V_{ds} = 0$  V, 2 h, at different T





- New structure: reduced  $V_t$  sensitivity with T
- Weak T dependence with  $E_A = 0.062 \pm 0.004$  eV
- Characteristic of border traps that communicate through tunneling



# Record Performance

- Absence of Si:InAlAs mitigates F donor passivation  $\rightarrow R_{on} \downarrow \rightarrow g_m \uparrow$



J. Lin et al., EDL (2016)

- $R_{on} = 190 \Omega \cdot \mu\text{m}$
- $g_{m,max} = 3.45$  mS/ $\mu\text{m}$  (new record for InGaAs FETs of any kind)

# Conclusions

- Identified instability mechanism in self-aligned InGaAs MOSFETs caused by F<sup>-</sup> migration and (de)-passivation of Si dopants in InAlAs
- Successfully mitigated problem by eliminating Si:InAlAs from device structure
- New device design achieved improved stability and record device performance

Thank you!